This paper presents a methodology that permits to estimate the power and energy consumption of embedded applications. Estimation is performed from high-level specifications of the complete system. Power models are built from physical measurements on the hardware platform. Operating system's services are modeled: scheduler/timer interrupt, inter-process communications, devices accesses models are presented. The operating system's energy overhead is expressed as the sum of multiple contributions related to services activated during a run. Our methodology is applied to the modeling of a Xillinx Virtex-II Pro XUP platform, and a Linux 2.6 operating system. The comparison of consumption estimations and measurements for different versions of a multi-threaded MJPEG application shows an error ranging from 1% to 11%. Our methodology and power models have been integrated in a CAD tool, named CAT (Consumption Analysis Toolbox), deployed in the Eclipse IDE and also included in the Open Source AADL Tool Environment, bringing energy estimation capabilities in the AADL design flow.
INTRODUCTION
Embedded systems are becoming more and more complex. Due to technological improvements, it is now possible to integrate a lot of components in a unique circuit. Nowadays, homogeneous or heterogeneous multiprocessor architectures within SoC (System on Chip) or SiP (System in a Package) offer increasing computing capacities. Meanwhile, applications are growing in complexity. Thus, embedded systems commonly have to perform different multiple tasks, from control oriented (innovative user interfaces, adaptation to the environment, compliance to new formats, quality of service management) to data intensive (multimedia, audio and video coding/decoding, software radio, 3D image processing, communication streaming), and to sustain high throughputs and bandwidths.
One side effect of this global evolution is a drastic increase of the circuits' power consumption. Leakage power increases exponentially as the process evolves to finer technologies. Dynamic power is proportional to the operating frequency. With higher chip densities, thermal dissipation may involve costly cooling devices, and battery life is definitely shortened.
The role of an Operating System (OS) is essential in such a context. Real Time Operating Systems (RTOS) offer a wide variety of services to ease the exploitation of embedded platforms: cooperative and pre-emptive multitasking, process management, fixed or dynamic priority scheduling, multi-threading, support for periodic and aperiodic tasks, semaphores, inter-process communications, shared memory, memory, file, and device management. It offers an abstraction of the hardware that permits the reduction of time to design, development, and testing of new systems. It also offers power management services which may exploit low-level mechanisms (lowoperating/low-standby power modes, voltage/frequency scaling, clock gating ) to reduce the system's energy consumption. 44 But the Operating System itself has a non negligible impact on the energy consumption. The Operating System's energy overhead depends on the complexity of the applications and the number of services called. In Refs. [1] and [2] , it was observed that, depending on the application, the energy consumption of an embedded system could rise from 6% to 50%. This ratio gets higher if the frequency and supply voltage of the processor increase. In Ref. [3] , it is shown that the OS can consume from 1% to 99% of the processor energy depending on the services called. Power consumption is now a major constraint in many designs. Being able to estimate this consumption for the whole system and for all its components is now compulsory. Estimating energy consumption due to the Operating Systems is thus unavoidable. It is the first step towards the application of off-line or on-line power optimization techniques.
It is well-known that high-level optimizations have the greatest impact on the system's final performance. However, they are only possible if estimations can be performed at the earliest levels in the systems' design flow. One of our objectives in the European ITEA project SPICES (Support for Predictable Integration of mission Critical Embedded Systems) 4 is to enrich the AADL model based design flow to permit precise energy and power consumption estimations at different levels in the refinement process. AADL (Architecture Analysis and Design Language) is an input modeling language for the design of real-time embedded systems, 5 now commonly used in the avionic and automotive domains. It helps to verify functional and non-functional properties of the system, from early analysis of the specification to code generation for the hardware platform. [6] [7] [8] A lot of work has been done on power consumption estimation at different abstraction levels in embedded systems design. Many approaches deal with low level models, and are dedicated to the analysis of hardware components, or part of hardware components. They are not usable for complex systems. In this paper, we will focus on approaches intended to assess the power and energy consumption of a complete system, including its operating system. In fact, the major contribution of this paper, compared to our former publications, is the proposition of a methodology for estimating the consumption of a complete embedded system, and that includes a multi-threaded application, a real-time operating systems with different services, and a heterogeneous hardware platform. Different consumption models associated to the considered operating system services are presented as well.
In the frame of the SPICES project, our consumption analysis tool and power models are coupled with timing analysis tools working at different abstraction levels and with various precisions. All those tools can be found in the OSATE (Open Source AADL Tool Environment) 27 and TOPCASED 35 tools suite. Energy consumption estimations accuracy thus depends on the error introduced by those timing analysis tools. In our paper, we have chosen to present our results considering measured execution time when needed, in order to isolate the error introduced by our power models, from the error due to the timing analysis tools. Hence, the performances of our approach should appear more clearly to the reader. Static or dynamic timing analysis may be performed with tools related to the SPICES project (see Ref. [4] : SoftExplorer, 30 BIP, 36 TINA, 37 PathCrawler, 38 ADES, 39 MAST 40 ) and AADL (Cheddar 41 ) , SystemC simulations at different levels, including the operating system (Scope, 42 AADS 43 ). The remainder of this paper is organized as follows. We present related work in Section 2. Section 3 describes our multi-layer estimation methodology. In Section 4, we present power models on which estimation is based. Section 5 presents our consumption analysis toolbox which integrates the methodology and related power models. In Section 6, we evaluate our methodology by estimating the energy consumption of three multithreaded versions of a MJPEG encoder. We conclude the paper in Section 7.
STATE OF THE ART
In Ref. [9] , energy estimation of embedded Operating Systems relies on micro-architectural cycle-accurate simulation. The software energy estimation is performed at four granularity levels: atomic function, routine, service, and kernel execution path. A full system instruction level simulator (based on Skyeye 10 ) provides an instruction and address trace that is an input of the microarchitectural simulator, which includes power models of micro-architectural components. The Strong ARM architecture platform running Linux 2.4 is considered. This approach inherits the drawbacks of micro-architectural level power analysis, as performed in the tools Wattch 11 or SimplePower. 12 Firstly, cycle-level simulations may prove very time consuming for large programs. Secondly, they necessitate a low-level description of the architecture which is often difficult to obtain for off-the-shelf processors. Hardware devices (Ethernet, external memories, Compact Flash/Disks, External controllers ) are not considered either, even if they can represent the major part of power consumption of embedded systems.
In Ref. [13] , Fournel et al. presented eSimu, a performance and energy consumption simulator for deeply embedded hardware platforms, again built upon Skyeye. This approach is based on cycle accurate simulations of complete hardware platforms executing the real application code. Quantitative energy data are gathered at the battery output and are translated into per instruction and peripheral event energy figures. An ARM9 based embedded system is considered. The Operating System overhead is, however, not identified. Energy consumption is reported at the source code level regardless of any OS or driver implementation.
In Ref. [14] energy estimation is performed at the system level. FPGA accelerated simulation technologies are used to speed-up the system simulation. Energy estimation currently relies on spreadsheet to compute power consumption from the accelerated simulation results, but analytical models might be used as well. One major drawback with this approach is the difficulty to validate and calibrate the simulator against actual implementations on silicon, which grows with the complexity of processors core. Tedious porting work is necessary to support new target model, since a large number of power measurements are necessary for every component in the processor core.
Byanes et al. 15 proposed an execution driven simulation testbed that measures the execution behavior and power consumption of embedded applications and RTOS, by executing them on an accurate architectural model of a microcontroller with simulated real-time stimuli. The power consumption estimation relies on instruction based techniques (10-15% error). The so-called Instruction-Level Power Analysis (ILPA) 16 relies on current measurements for each instruction and couple of successive instructions. Even if it proved accurate for simple processors, the number of measures needed to obtain a model for a complex architecture would become unrealistic. 17 In Ref.
[15] the inter-instruction overhead is not precisely modelled. Three different RTOS have been compared: COS-II, Echnida, and NOS.
2 However, the overhead of the OS is considered globally and not on a per service approach. The difference between the application and OS consumption is not considered.
In Ref. [18] , simpler models of OS power consumption, with few parameters, are proposed. Li et al. considered OS service routines as the fundamental unit of OS execution and measured that they have similar and predictable power dissipation behaviors across various benchmarks. They found strong correlation between the power and the Instruction Per Cycle (IPC) metric, and developed a model that exploits this correlation. Instruction Per Cycle is similar to the parallelism rate that we introduced in our own approach 19 20 for modelling the power consumption of complex processors. It is related to the fact that in modern high performance superscalar processors, a dominant part of the power is consumed by circuits used to exploit Instruction Level Parallelism.
Vahdat et al. 21 conducted a general study on aspects of Operating System design and implementation to improve energy efficiency. They investigated low power modes of embedded devices and proposed energy efficient techniques to use operating system functionalities.
Acquaviva et al. 1 proposes a methodology to analyse the OS energy overhead. They measured the energy consumption of the eCos Real Time Operating System running on a prototype wearable computer, HP's SmartBadgeIII. They analysed the energy impact of the RTOS both at the kernel and the I/O driver level, and the influence of different factors like I/O data burstiness and thread switch frequency. They particularly focused on the relationship between the energy consumption and processor frequency. The authors actually analyzed, but did not model, the energy consumption for the internal services and I/O drivers of the operating system. Dick et al. 3 analyzed the energy consumption of the C/OS RTOS when running several embedded applications. They targeted a Fujitsi SPARClite processor based embedded system. This work presents only an analysis of RTOS policies on embedded system power consumption. The authors did not develop an energy consumption model. In Ref. [22] , a methodology is proposed to characterize embedded OS energy systematically. The energy consumption of OS services and primitives is modelled. A first analysis provides energy characteristics, which is a set of essential components of the operating system used to characterize its energy consumption. Then, macro-modelling gives quantitative macro-models for the energy characteristics. The OS considered are COS and Linux. Two lowlevel energy simulation tools (Sparcsim, EMSIM) were used for the characterization instead of direct current measurement. This approach is thus limited by the accuracy of those energy simulators. Only internal OS mechanisms are considered, the energy consumption of external I/O drivers was not investigated.
To allow for a fast and fruitful exploration of the design space at high-levels in model driven approaches, power consumption estimations have to be completed in a reasonable delay. We have introduced the Functional Level Power Analysis (FLPA) methodology which we have applied to the building of high-level power models for different hardware components, from simple RISC processors to complex superscalar VLIW DSP, 18 19 and for different FPGA circuits. 20 Our methodology allows for a fast and precise estimation of the power consumption of complex systems: it does not rely on a simulation, involving more or less low-level models, but on a static analysis of the specification, and possibly a profiling of the application. In fact, simulation may be impossible if the actual code of the application is not known in the early stages of the design. Our methodology allows to estimate the power consumption of heterogeneous architectures, since it may be applied to the building of power-models for every component in an embedded system. Today we extend this approach by considering heterogeneous architectures and the overhead due to the operating system services and the use of peripherals in addition to the own consumption of applications; the aim is to offer a reasonable trade-off between estimation speed and accuracy.
MULTI-LAYER POWER AND ENERGY ESTIMATION METHODOLOGY
Our approach consists in separately estimating the different sources of power consumption. However, the different components of embedded systems usually share common power supplies that prevent complete differentiation. For instance, in the Xilinx Virtex II board (XUP), the Compact Flash memory, the SDRAM and the FPGA I/O are powered by the same 2.5 V power supply. Thus, we have adopted an incremental approach where we consider that energy can be summed over the hyper period of the realtime system, contrary to power, which is usually localized and non-summable over different physical components. illustrates our approach and how we distinguish and estimate the different sources of energy consumption. Of course, the objective is to obtain an estimated area as close as possible to the real area.
We first consider what we call P ground , the power consumption of all the components when the system, without OS, is not executing any application. This power consumption can be quite important especially in the case of embedded systems implemented on FPGA. Then we add the energy contribution of each task by considering the overhead related to peripherals and OS services. Figure 2 shows how the energy consumption of one task is estimated. It is the sum of multiple contributions represented by different areas, called layers. One layer Li corresponds to the consumption of one part of the system for task i. The energy consumption of the whole system is the addition of the energy consumption of every task. The average power is computed by considering the estimated energy and the application specific period.
Our approach is based on high-level power modelling detailed in the next section, it basically consists in applying estimation, for every task in the system, with the following order:
(L1) E ground , it corresponds to the task's basic energy consumption and depends on the basic power consumption P ground and the execution time of the task.
P ground is based on a simple model built from physical measurements of the targeted platform power consumption in the corresponding "idle" configuration. The task's execution time information is estimated by direct measurements or by timing estimation tools. (L2) E , task intrinsic contributions. It corresponds to the energy consumption overhead of the task, considered standalone.
The estimation of P relies on high-level power models of the targeted processor, and includes Cache and RAM accesses.
(L3) E timer_interrupt , this is the basic OS energy consumption incurred by timer ticks tied to the scheduler.
P timer_interrupt is the same for all the tasks and for a chosen system configuration (processor, bus and tick timer frequencies). The timer interrupt energy overhead ( E timer_interrupt is variable since it depends on the execution time T of the task ( . (L4) E scheduler , scheduler overhead. It includes context switches and scheduling operations, which are estimated individually for each task.
(L5) E IPC , energy due to communication and synchronization services.
(L6) E device_access , energy overhead related to peripheral device accesses (Flash, Ethernet or other specific controllers).
POWER MODELS
As previously stated, our power models are based on the Functional Level Power Analysis approach. FLPA implies the decomposition of a complex system into functional blocks that are independent with respect to power consumption. 23 Parameters are identified that characterize the way the functional blocks will be excited by the input specification. A set of measurements is performed, where the system consumption is measured for different values of the input parameters. Consumption charts are plotted and mathematical equations are computed by regression. This method is interesting because it links low-level measures and observations of the physical implementation, with high-level parameters from earlier steps in the design flow.
The model output is compared with measured values over a large set of realistic applications. This allows for defining the maximal and average errors introduced by the model. In the following section, we first present power models of standalone tasks running on embedded processors. We then introduce operating system services models such as timer interrupt, IPC, device accesses, which are linked to embedded devices such as the memory and device controllers.
Power Models of Standalone Tasks
Standalone tasks consume energy when running on processors and when accessing the memory in case of cache misses. Power models of embedded processors and memories have been presented in previous works. 33 34 Different power models have been developed so far, for different architectures, from the simple RISC (ARM7, ARM9) to much more complex architectures (the super scalar VLIW DSP TI-C62, C64, and C67), and also for low-power processors (the TI-C55 and the Xscale). Important phenomena are taken into account, like cache misses, pipeline stalls, and internal/external memory accesses. The average error, observed between estimations and physical consumption measurements, for a set of various algorithms (FIR filter, LMS filter, Discrete Wavelet Transform (DWT) with different image sizes, Fast Fourier Transform (FFT) 64 to 1024 points, Enhanced Full Rate (EFR) Vocoder for GSM, MPEG1 decoder, MJPEG chain ) is lower than 5% at the assembly level, and lower than 10% from the C-code. In the case of the PowerPC 405, 24 the model comes with an accuracy which is better than 5% (the average maximum error found between the physical measurements and the results of a law). The average error is 2%. Input parameters are: the processor frequency and the frequency of the bus it is connected to, the configuration of the memory hierarchy associated to the processor's core (i.e., which caches are used (data and/or instruction) and where the primary memory is (internal/external to the FPGA)), and the cache miss rate of the task.
Power Models of Embedded OS Services
We have developed power and energy models of timer interrupt, IPC, Ethernet and Compact Flash, for the Linux 2.6 operating system ported to the Xilinx Virtex II pro development board (Section 6.1). Current variations on the 2.5 V power supply connected to the FPGA I/O, SDRAM and Flash disk; and on to the 3.3 V power supply connected to the Ethernet physical controller, are measured. The Agilent DC Power Analyser 25 is used to source and measure DC voltage and current into the XUP board. The Power Analyzer is a mainframe that has four slots to accept one to four DC Power Modules. Each DC Power Module has a fully integrated voltmeter and ammeter to measure the actual voltage and current being sourced out of the DC output into the XUP board. The digitizer in each module runs at 50 kHz and captures 4096 samples per trace; the upper limit on samples per trace depends on the memory configuration of the power analyzer.
Power Model of OS Timer Interrupts
Every timer tick, the scheduler_tick() function is called to evaluate the runnable processes. To estimate the energy overhead incurred by timer interrupts, we have executed several computing intensive programs with and without OS. We have observed the same power overhead for all programs. We show the results for two programs, the first one is a discrete cosine transform (DCT) applied to 8 * 8 pixels blocks stored in RAM. The second is a quantizer that rounds off the DCT coefficients according to a quantization matrix. Each function is repeatedly executed on the same frame, so that the cache miss effect is attenuated. We have executed the programs with different processor and OS tick timer frequencies. With Linux 2.6, we can tune the tick timer frequency to 100, 250, 300 or 1000 Hz. We measured the power consumption of each program running with and without OS, and for each system configuration. Energy was computed using timing information taken by direct measurements. Figure 3 shows the energy overhead of the timer interrupt. Energy overhead is computed as follows:
Where withOS corresponds to the program execution with OS and w/oOS corresponds to the program execution without OS. The power consumption overhead is modelled as follows:
Where T is the measured execution time of the corresponding program. We observed that power and energy overhead variations are the same for every program, and
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Where P i corresponds to power consumption related to the CPU frequency i value; X is the timer tick frequency (Hz);
i is a coefficient associated to the tick timer frequency.
Power Model of IPC
Inter-process communications allow threads in one process to share information with threads in other processes, and even processes that exist on different hardware platforms. In IPC, the RTOS explicitly copies information from a sending process's address space into a distinct receiving process's address space. Examples of IPC mechanisms are pipes and message passing through mailboxes or sockets (remote interprocess communication).
To model IPC power consumption, we have executed programs that repeatedly use an IPC mechanism, with different values for parameters such as the amount of data sent and received, the OS tick timer frequency and the processor frequency. For example, for measuring the energy cost of message queue read or receive, we have repeatedly executed programs containing one software process and two threads. The first thread basically sends messages of variable length, using the system function mq_send(), to a message queue. The second thread retrieves the messages using the system function mq_receive(). Communications are performed within the same process to avoid process context switching. We have also executed test programs with a high real time priority to avoid preemptive context switch. Our measurements show that only the processor frequency and the message size influence the IPC consumption. Thus, the power model of IPC mechanisms is:
The detailed power model of message queues, shared memory and pipes is detailed in Table I. The energy model, given the processor frequency, is a function of the message size: 
WhereẼ i is the estimated energy and E i is the measured value.
In the case of remote communications, we have presented the Ethernet model in Ref. [26] . The model has the same parameters as the local communication model, with an additional parameter, which is the protocol type (TCP or UDP). Our models come with an accuracy that is better than 9% (the average maximum error found between the physical measurements and the estimations). The average error is 8%.
Power Model of Compact Flash Accesses
We selected a standard storage device, the compact flash, as a representative example implemented in most embedded systems. As a first step, we identified the key parameters that can influence the power and energy consumption of compact flash accesses. Then we conducted physical power measures on the XUP board. Measurements were realized with different testbenches containing RTOS routines accessing the compact flash. We have modelled two different Linux system calls. The first model concerns buffered I/O which are the default Linux I/O operations. When the I/O is buffered the compact flash does direct memory access from/to the kernel cache, and not from/to the user space source/destination buffer allocated by the user application. The second model concerns self caching I/O. In this case, the application will keep its own I/O cache in user space (often in shared memory), so it does not need any additional lower level system cache. This is done using the option O-Direct when reading or writing data.
Power and energy models have the same form as that of Eqs. (10), (11) . We have noticed that buffered I/O consumes more power, but less energy than self caching I/O. This is due to the fact that when using buffered I/O, more resources are solicited (RAM, CPU caches) that increase the power consumption. On the other hand, buffered I/O is more efficient because it allows programs to reduce dramatically the number of I/O operations during the runtime of the system. Consequently, it consumes less energy.
CONSUMPTION ANALYSIS TOOLBOX
Our energy estimation methodology and power models have been integrated in a Computer Aided Design (CAD) Consumption Analysis Toolbox (CAT). The toolbox combines a set of power estimation models with a system architecture model to provide system-level power consumption analysis. CAT has been used on our case study to compute the estimated power consumption. CAT runs on the Windows and Linux platforms and is deployed on the Eclipse Integrated Development Environment (IDE). The central part of CAT is a Domain Specific Language (DSL) that was defined to describe system architectures from a power analysis perspective. It also serves as a communication layer between the CAT application tiers to exchange the modelled system data. CAT can also be used in conjunction with the Open Source AADL Tool Environment (OSATE), 27 and the Toolkit in Open source for Critical Aeronautic Systems Design (TOPCASED). 35 In this version of the toolbox, the AADL instance model editor can be used instead of the CAT model object editor. CAT may be downloaded with related documentation on Ref. [45] . the physical target platform. This platform is composed of at least one processor, one memory, and one bus entity to home processes and threads execution. The AADL deployment plan model describes the AADL-PSM (Platform Specific Model) composition process. It defines all the binding properties that are necessary to deploy the processes and services models of the component-based application on the target platform. All those models are combined to obtain the AADL-PSM model of the complete component-based system. The final implementation of the system is obtained afterward through model transformations and code generation. Deployment of the application on the hardware platform consists in binding processes to memories, threads to processors, and connections to busses. The Operating system process and threads are also bound to the memory and processor. The resulting Platform Specific Model is then analysed and parameters influencing power and energy consumption are automatically extracted by CAT. The power and energy consumption is computed afterward. More details on the AADL design flow and power analysis may be found in Refs. [24] and [28] .
In the next section, we show how the CAT tool performs power and energy estimation on different multithreaded versions of an MJPEG system.
CASE STUDY
This section illustrates the application of our methodology on a Motion JPEG (MJPEG) encoder. Starting from an AADL high level description of the MJPEG system, the CAT tool extracts OS-related parameters and estimates energy consumption for the whole system. Three different MJPEG scenarios, with different communication mechanisms, are considered. Estimations are finally compared to the measured consumption to validate our methodology. 
MJPEG Application Scenarios
Motion JPEG is an informal name for multimedia formats where each video frame or interlaced field of a digital video sequence is separately compressed as a JPEG image. It is often used in mobile appliances such as digital cameras. We have specified three different AADL models of the MJPEG application. Each model corresponds to a scenario where tasks are organized and communicate differently. Table III summarizes the three MJPEG scenarios. Scenario 1 (Fig. 5) is constituted of one process containing threads synchronized with signals. Scenario 2 contains two processes communicating through mqueues. Each process includes a set of threads synchronized with signals (modelled as connections between thread event ports in Fig. 6 ).
Data transfers between threads are modelled as AADL data port connections. Image_Acquisition periodically gets frames from the Compact Flash and transfers them to RGB2YUV. Thread RGB2YUV divides a frame into a set of 8 * 8 pixels blocks, and converts RGB blocks to YUV blocks. The remaining compression operations are separately fulfilled on Y, U and V frames. DCT performs transformations on Y frames, and then sends the resulting data to the MJPEG_part_2 process through a mqueue. Scenario 2 uses 3 mqueues, each one corresponding to Y, U or V frames.
To specify IPC services using AADL, we have extended the language with new packages. 29 Mqueues are implemented in the RTOS kernel memory space; services of mqueues are implemented as server subprograms of the mqueue thread. Data received from a mqueue is further quantized and then compressed with a loss-less algorithm, a variant of Huffman encoding. Finally thread Rebuild_Image concatenates the obtained (Y, U, V) frames with the JPEG header into a compressed image.
Scenario 3 is organised as scenario 2, but uses a remote communication mechanism (socket). The application is distributed on two XUP platforms connected through Ethernet as shown in Figure 7 .
Energy Estimation on the MJPEG System
We applied our estimation methodology, following the different steps presented in Section 3, for scenarios 2 and 3. We start with the AADL specification that provides the mapping of each thread on the target architecture. The CAT tool first computes the power consumption of standalone tasks using the PowerPC 405 model presented in Ref. [27] . That corresponds to consumption layers L1 and L2 in our approach: P ground is included in the estimated task consumption given by the model. The estimation is based on the SoftExplorer tool, 30 integrated in CAT, which can analyse C programs specified for each thread according to the processor model. Parameters of the model are extracted from the AADL specification of the system to analyze. The tool extracts input parameters for the processor's power model which are data and instruction cache miss rates and processor and bus frequencies. Cache miss rates are obtained using the cache profiler tool Cachegrind, from the Valgrind tool suite. 31 From the timing information of each task, here obtained by direct measurements, the tool estimates the thread energy consumption. Timing information can also be obtained from timing analysis tools currently being developed in the SPICES project, such as PathCrawler 32 which is specialized to be used for worst-case/best-case execution time prediction.
Secondly, the CAT tool adds the energy overhead due to the timer interrupts and the scheduler. It corresponds to consumption layers L3 and L4 respectively. These estimations are computed with input parameters of the RTOS model. Relevant information for these estimations, which are extracted from the AADL specification, are the processor and the tick timer frequencies.
In a third step, the CAT tool adds the energy overhead due to IPC corresponding to the consumption layer L5. In scenario 2 (resp. 3), the communication mechanism is message queues (resp. Ethernet). Following the mqueue (resp. Ethernet) model, the tool extracts, from the AADL specification, parameters such as message (resp. IP packet) size, amount of data sent or received, processor frequency and protocol type (in case of Ethernet); and it computes the energy overhead.
Finally, CAT adds the energy overhead of device accesses related to the consumption layer L6. Threads Image_Acquisition and Rebuild_Image have access to the Compact Flash memory (Input parameters of the Compact Flash model are the processor frequency and the amount of data read or written). Table IV shows the details of the estimation for each task in the system. is the cache miss rate of task i .
The estimation approach we propose has some fitting error with respect to the measured energy values. We use the following average error metric:
Where E i is the estimated energy and E i is the measured value. Table V shows the error rate of the estimation approach for the MJPEG multithreaded application scenarios. While more power consumption sources are considered when the complexity increases, the cumulative error increases as well. The higher error for the third scenario (part 1 and 2 respectively corresponds to the first and second platform) comes from the Ethernet communications consumption model, for which the maximum error is 9%.
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CONCLUSION
We have presented a methodology that permits a system level estimation of the power and energy consumption of complete embedded applications. Our methodology comes with a set of power models for the hardware platform on which the application is deployed, and the operating system which operates the platform. The operating system's consumption overhead is view as the sum of multiple contributions corresponding to every activated service, such as scheduler/timer interrupts, inter-process communications, and peripheral devices access. The analysis is incremental: for each task the power and energy consumption is estimated before the operating system's overhead. Our methodology has been applied to the modeling of the Xillinx XUP Virtex-II Pro platform and Linux 2.6 OS. Estimations were performed on three multithreaded versions of the MJPEG application, involving different communication mechanisms and the corresponding OS services, and one or two XUP boards. Estimations were compared to physical consumption measurements: the error between our estimations and the measured consumption goes from 1% to 11%.
Our methodology, and the associated power models, has been integrated in the tool CAT (Consumption Analysis Toolbox), deployed in the Eclipse IDE. CAT comes with a Domain Specific Language (DSL) to describe the system architectures from a power analysis perspective. CAT was also integrated in OSATE, the Open Source AADL Tool Environment, and TOPCASED.
Future works will include the development of power models for operating system's services not considered yet, especially with a strong impact on the memory stress (memory virtualization, paging and swapping mechanisms). Dedicated power management mechanisms have also to be considered. Future works include the use of our methodology on several different multi-threaded real-time applications. An automatic measurement platform will be build, to automatize the measure of power and energy consumption on different embedded systems, that will permit the validation of our approach on a larger set of various applications. Those works will be conducted in the French ANR project Open-PEOPLE. 46 In the frame of this project, we are planning the modelling of other hardware target platforms, and especially the inclusion of FPGA power models, which we have already developed for standalone components, in our estimation framework for a complete heterogeneous system.
